

# FIG. 1A

## VI ARCHITECTURAL MODEL





FIG. 1B








FIG. 2



HOST 202

FIG. 3

000030" 20000000



I/O UNIT 240

FIG. 4






Fig. 5

200

09563006 000000



# PUSH-PUSH SEND MODEL



PUSH-PUSH RDMA WRITE MODEL

FIG. 7



